










LaunchFileEditViewCreateCheckOptionsWindowPVSHelp

Basic

Search

Schematicandgate

OBJECTS

AllInstances6>Nets7>Pins5>Nets and Pins>

GROUPS

Cells>Types>

Property Editor

SchematicAttributes

Library

Cell

View

Mode

Last Saved

Locked By

Units

Prejith

andgate

schematic

read-o...

Wed Mar ...

inch

The schematic diagram illustrates a multi-stage CMOS amplifier. It features several PMOS and NMOS transistors. PMOS transistors M3, M4, and M5 are shown with dimensions w:320n and l:150n. NMOS transistors M0, M1, and M2 are also shown with dimensions w:320n and l:150n. The circuit is connected to VDD and GND, with an output node vout. The schematic is displayed on a grid background.

mouse L: schSingleSelect(Pt0)

M: schZoomFit(1.0 0.9)

R: schHIMousePopUp()

12/18

>

student@cad5:~


Virtuoso® 6.1.8-64b - Log: /home/s...


Library Manager: WorkArea: /home/...


Virtuoso® Schematic Editor XL Read...


Virtuoso® Layout Suite XL Editing: P...


Cmd: Set: 0




















LaunchFileEditViewCreateVerifyConnectivityOptionsToolsWindowAssuraQuantusFloorplanPlaceRoutePVSHelp

ClassicOff

(F>Select:0Sel(N):0Sel(O):0X-1.1750Y2.6600dX-0.8300dY1.2000Dist:1.4591Cmd:

PaletteLayers

ValidUsedRouting

Filterpin

Metal1pin

AVNVASNS

gpdK045

Name	Vis	Sel
All Layers	+	-

Layer	Purpo	V	S
Metal1	pin	✓	✓
Metal2	pin	✓	✓
Metal3	pin	✓	✓
Metal4	pin	✓	✓
Metal5	pin	✓	✓
Metal6	pin	✓	✓
Metal7	pin	✓	✓
Metal8	pin	✓	✓
Metal9	pin	✓	✓
Metal10	pin	✓	✓
Metal11	pin	✓	✓

Run: "nandgate"

Run: "nandgate" from
/home/student/

Schematic and Layout Match.
You currently have an open run (project).

Do you want to close current project and view the results of new run?


Summary of LVS Issues:

Extraction Information:
0 cells have 0 mal-formed device problems
0 cells have 0 label short problems
0 cells have 0 label open problems

Comparison Information:
0 cells have 0 Net mismatches
0 cells have 0 Device mismatches
0 cells have 0 Pin mismatches
0 cells have 0 Parameter mismatches

ELW Information:
Total DRC violations: 0

YesNoHelp



Objects

Objects	V	S
Instances	✓	✓
Pins	✓	✓
Vias	✓	✓

ObjectsGrids

mouse L: mouseSingleSelectP(x)

M: vuLVSRUN()

R: _jxHMousePopUp()

11(12) >

student@cad5:~

Virtuoso® 6.1.8-64b - Log: /home/s...

Library Manager: WorkArea: /home/...

Virtuoso® Layout Suite XL Editing: P...

[VLW]

Run: "nandgate"

cmd:

ApplicationsPlacesVirtuoso® Layout Suite XL Editing: gpdk045_sc sample layout

Wed 11:09

Virtuoso® Layout Suite XL Editing: gpdk045_sc sample layout

LaunchFileEditViewCreateVerifyConnectivityOptionsToolsWindowAssuraQuantusFloorplanPlaceRoutePVSHelp

ClassicOff

(P)Select:0Sel(N):0Sel(I):0Sel(O):0X-0.3200Y1.1350dX-1.0750dY-0.0700Dist:1.0773Cmd:

PaletteLayers

ValidUsedRouting

Filterpin

Meta2 pin

AVNVASNS

gpdk045_sc

Name	Vis	Sel
All Layers		
Layer	Purpose	V
Meta1	pin	
Meta2	pin	
Meta3	pin	
Meta4	pin	
Meta5	pin	
Meta6	pin	
Meta7	pin	
Meta8	pin	
Meta9	pin	
Meta10	pin	
Meta11	pin	

Objects

ObjectsV

Instances

ObjectsGrids


mouse L: mouseSingleSelectPt()

M: (_dndDeferredTextboxCB)

R: (_xHIMousePopUp()

4(8) >

student@cad5:~/PrejithVirtuoso® 6.1.8-64b - Log: /home/s...PrejithVirtuoso® Layout Suite XL Editing: ...[VLW]



LaunchFileEditViewCreateCheckOptionsWindowPVSHelp

Basic

Search

Navigator

Schematic

nandgate

OBJECTS

All

Instances4

Nets6

Pins5

Nets and Pins

GROUPS

Cells

Types

Property Editor

SchematicAttributes

Library

Cell

View

Mode

Last Saved

Locked By

Units

Prejith

nandgate

schematic

read-0...

Fri Feb 27 ...

inch

The schematic diagram shows a CMOS inverter circuit. It features two transistors: a PMOS transistor (M2) and an NMOS transistor (M1). The PMOS transistor is connected to the VDD supply, and the NMOS transistor is connected to the GND supply. The gates of both transistors are connected to the output node, which is also the input node. The PMOS transistor has a width of 320n and a length of 150n. The NMOS transistor has a width of 320n and a length of 150n. The output node is labeled 'vout'.

mouse L: schSingleSelect(Pt0)

M: schZoomFit(1.0 0.9)

R: schHMousePopUp()

4(6) >


student@cad5:~

Virtuoso® 6.1.8-64b - Log: /home/s...


Library Manager: WorkArea: /home/...


Virtuoso® Schematic Editor L. Read...

Virtuoso® Layout Suite XL Editing: P...









LaunchFileEditViewCreateVerifyConnectivityOptionsToolsWindowAssuraQuantusFloorplanPlaceRoutePVSHelp

ClassicOff

(F)Select:0 Sel(N):0 Sel(I):0 Sel(O):0 X -2.7250 Y 2.7750 dX 2.2450 dY 5.3350 Dist:5.7881 Cmd:

PaletteLayers

ValidUsedRouting

FilterFilter

Oxide drawing

AVNVASNS

gpdK045

Name	Vis	Sel
All Layers		
Layer	Pa...	V S
Meta11	slot	
M1Resdum	drw	
M2Resdum	drw	
M3Resdum	drw	
M4Resdum	drw	
M5Resdum	drw	
M6Resdum	drw	
M7Resdum	drw	
M8Resdum	drw	
M9Resdum	drw	
M10...dum	drw	
M11...dum	drw	
NPNdum	drw	
NPN2dum	drw	
NPN5dum	drw	
NPN...dum	drw	
Nburied	drw	
Nburied	net	
Nhvt	drw	
Nimp	drw	
Nimp	net	
Nlvt	drw	
Nwell	drw	
Nwell	net	
Nzvt	drw	
Oxide	drw	
Oxide	net	
Oxide_thk	drw	
Oxide_thk	net	

Objects

ObjectsGridsV S

Run: "notgate"

Run: "notgate" from
/home/student/

Schematic and Layout Match.
You currently have an open run (project).

Do you want to close current project and view the results of new run?

Summary of LVS Issues

Extraction Information:
0 cells have 0 mal-formed device problems
0 cells have 0 label short problems
0 cells have 0 label open problems

Comparison Information:
0 cells have 0 Net mismatches
0 cells have 0 Device mismatches
0 cells have 0 Pin mismatches
0 cells have 0 Parameter mismatches

ELW Information:
Total DRC violations: 0

YesNoHelp

mouse L: mouseSingleSelectPt()

M: vuilVSRun()

R: _jxHIMousePopUp()

32:38 >

Cmd:

[student@cad5:~]

[Virtuoso® 6.1.8-64b - Log: /...]


Library Manager: WorkArea: /...


notgate

Virtuoso® Schematic Editor X...

Virtuoso® Layout Suite XL Edi...

Run: "notgate"





LaunchFileEditViewCreateVerifyConnectivityOptionsToolsWindowAssuraQuantusFloorplanPlaceRoutePVSHelp

ClassicOff

(P)Select:0 Sel(N):0 Sel(I):0 Sel(O):0 X -3.1550 Y 7.4000 dx -11.1200 dy 2.3700 Dist:11.3698 Cmd:

PaletteLayers

ValidUsedRouting

FilterpinMetal2 pin

AVNVASNSgpdK045

Name	V	S
All Layers		

Layer	Purpose...	V	S
Metal1	pin		
Metal2	pin		
Metal3	pin		
Metal4	pin		
Metal5	pin		
Metal6	pin		
Metal7	pin		
Metal8	pin		
Metal9	pin		
Metal10	pin		
Metal11	pin		

Objects

Objects	V	S
Instances		
Pins		
Vias		

Objects	Grids

Run: "Op_Amp"

Run: "Op_Amp" from /home/student/

Schematic and Layout Match.
You currently have an open run (project).

Do you want to close current project and view the results of new run?

Summary of LVS Issues

Extraction Information:

- 0 cells have 0 mal-formed device problems
- 0 cells have 0 label short problems
- 0 cells have 0 label open problems

Comparison Information:

- 0 cells have 0 Net mismatches
- 0 cells have 0 Device mismatches
- 0 cells have 0 Pin mismatches
- 0 cells have 0 Parameter mismatches

ELW Information:
Total DRC violations: 4

Yes

No

Help

mouse L: mouseSingleSelectPt()

M: vuilVSRun()

R: _jxHIMousePopUp()

4(5) >

student@cad5:~

Virtuoso® 6.1.8-64b - Log: /home/s...

[Library Manager: WorkArea: /home...

Virtuoso® Layout Suite XL Editing: P...

[VLW]

Run: "Op_Amp"

Cmd:

